MediaTek X20 Development Board Hardware User Manual


Version 1.0, July 2016





Table of Contents

Table of Contents	2
Introduction	
What's in the Box	<i>6</i>
Board Overview	
Key Components	
System Block Diagram	
Getting Started.	
Prerequisites	
Starting the board for the first time	
Component Details	
Processor	
PMIC	
Memory (DRAM)	
Storage	
Micro SDHC	
Boot ROM	11
Networking	
WiFi	
Bluetooth	
GPS	
HDMI	
MIPI-DSI	
Camera Interface	
USB Ports	
USB Host ports	
USB Device ports	
Audio	
DC Power	
Power Measurement	
External Fan Connection.	
UART	
Buttons	
LED Indicators	
Additional Functionality	
Expansion Connectors	
Low Speed Expansion Connector.	
High Speed Expansion Connector	
Analog Expansion Connector.	
Power Management Overview	
Block Diagram	
DC Power Input	
Power Source Selection and Sequencing	
Voltage Rails	







Introduction

The MediaTek X20 Development Board is a 96Boards compliant community board based on MediaTek X20 platform. The following table lists its key features:

D	MadiaTal- V20 MT(707
Processor	MediaTek X20 MT6797
	Dual-core ARM@Cortex-A72 MPCoreTM operating at up to 2.3GHz
	Quad-core ARM@Cortex-A53 MPCoreTM operating at up to 1.85GHz
	Quad-core ARM@Cortex-A53 MPCoreTM operating at up to 1.4GHz
	Quad-core Mail T880, operating at up to 700MHz
	Two ARM@Cortex-R4 processors operating at up to 800MHz for MD
	MCU
	Embedded connectivity system including WLAN/BT/FM/GPS
Memory/	2GB LPDDR3 2CH,933MHz
Storage	8GB EMMC5.1
	SD 3.0(Micro SD card slot)
Video	HEVC decoder 2160p@30fps
	VP9 decoder 2160p@30fps
	H.264 decoder 2160p@30fps
	Sorenson H.263/ H.263 decoder: 1080p@60fps/40Mbps
	MPEG-4 SP/ASP decoder: 1080p@60fps/40Mbps
	DIVX4/ DIVX5/ DIVX6/ DIVX HD/XVID decoder:
	1080p@60fps/40Mbps
	MPEG-4 encoder: Simple profile D1@30fps
	H.263 encoder: Simple profile D1@30fps
	H.264 encoder: High profile 2160p@30fps
	HEVC encoder: Main profile 2160p@30fps
Camera Support	Main camera IO supports 25M camera module
	Sub camera IO supports 8M camera module
Audio	Audio encoding: AMR-NB, AMR-WB, AAC, OGG, ADPCM
	Audio decoding: WAV, MP3, MP2, AAC, AMR-NB, AMR-
	WB,MIDI,Vorbis,APE,AAC-plus v1/2,FLAC,WMA,ADPCM
Connectivity	WLAN 802.11a/b/g/n 2.4GHz and 5GHz(On-board BT and WLAN
, and the second	antenna)
	Bluetooth 4.1 +HS compliant
	GPS (with antenna connector)
	One USB 2.0 micro B (device mode only)
	Two USB 2.0 (host mode only)
I/O Interfaces	One 40-pin Low Speed (LS) expansion connector
	• UART, SPI, I2S, I2C x2, GPIO x12, DC power
	One 60-pin High Speed (HS) expansion connector
	• 4L-MIPI DSI, USB, I2C x2, 2L+4L-MIPI CSI
	One 16-pin analog expansion connector for stereo headset/ line-out, speaker
	and analog line-in
External	Micro SD card slot (SD3.0)
Storage	
	I .



User Interface	4 Buttons :Power/Reset/Volume Up/down	
	6 LED indicators	
	• 4 -user controllable	
	• 2 -for radios (BT and WLAN activity)	
OS-support	android 6.0	
Power	Power: +8V to +18V	
Mechanical	Dimensions: 54mm by 85mm meeting 96Boards™ Consumer Edition	
	standard dimensions specifications.	
Environmental	Operating Temp: -20° C to +45° C	
	RoHS and Reach compliant	



What's in the Box

The box contains one MediaTek X20 Development Board and a quick start guide.










Board Overview








Key Components

Positio	Reference	Description	
n	GON 7001	1 0 15	
1	CON7001	Low Speed Expansion Connector	
2	U4001	8GB EMMC	
3	U1001	MediaTek X20 MT6797 Soc + 2GB LPDDR3	
4	U2001	PMIC MT6351	
5	U1001	Analog Expansion Connector	
6	U5003	WLAN/Bluetooth/GPS	
7	J901	Power Outlet	
8	CON4101	Micro SD Card Socket	
9	CON6501	HDMI Type A Port	
10	CON7101	High Speed Connector	
11	CON6403	Micro USB Type B Connector	
12	LED3201-	LED3205 is WLAN LED	
	LED3206	LED3206 is Bluetooth LED	
		LED3201,LED3202,LED3203,LED3204 can be	
		defined by user	
13	CON6402	USB Host2 Connector	
14	CON6401	USB Host1 Connector	
15	SW3201-	SW3202 is Vol up Button	
	SW3204	SW3203 is Vol down Button	
		SW3201 is Power Button	
		SW3204 is Reset Button	
16	ANT5001	Bluetooth/WLAN Antenna	
17	CON5006	GPS Antenna connector	
18	SW3205	Switch for Auto boot and USB HOST set	



System Block Diagram





Getting Started

Prerequisites

Before you power up your MediaTek X20 Development Board for the first time you will need the following:

- ✓ MediaTek X20 Development Board .
- ✓ A 96Boards compliant power supply (sold separately).
- ✓ A HDMI or DVI LCD Monitor that supports a resolution of 1080P/60Hz.
- ✓ HDMI-HDMI cable or HDMI-DVI cable to connect the board to the Monitor.
- ✓ A computer keyboard with USB interface.
- ✓ A computer mouse with USB interface.

Starting the board for the first time

To start the board, follow these simple steps:

step1. Connect the HDMI cable to the MediaTek X20 Development Board connector (marked CON6501) and to the LCD Monitor.

step2. Set the the third pin (USB HOST SET) of switch SW3205 to the position ON and connect the keyboard to USB connector marked CON6402 and the mouse to the USB connector marked CON6401. (It doesn't matter which order you connect them in.)

step3. Plug the power supply into the power outlet.

step4. Press down the button (marked SW3201), and keep more than 3 seconds, the Android system will start.

Note: If set the first pin (AUTO_BOOT_SET) of switch SW3205 to the position ON, the Android system will start automatically when the power supply is plugged into the power outlet.



Component Details

Processor

MT6797 is a highly integrated application processor which uses an industry-leading Tri-Cluster Deca-Core CPU Architecture. The chip integrates Dual-core ARM@Cortex-A72 MPCoreTM operating at up to 2.3GHz, Quad-core ARM@Cortex-A53 MPCoreTM operating at up to 1.85GHz, Quad-core ARM@Cortex-A53 MPCoreTM operating at up to 1.4GHz, Quad-core Mail T880 operating at up to 700MHz and an ARM@Cortex-R4 MCU . In addition, an extensive set of interfaces and connectivity peripherals are included to interface to cameras, touch-screen displays and MMC/SD cards.MT6797 also embodies wireless communication device, including WLAN, Bluetooth and GPS.

PMIC

There are a PMIC and two dedicated DC - DC converters for MT6797 platform.

MT6351 is a power management system chip, containing 8 buck converters and 31 LDOs.

DA9214 is a 4-phase high efficiency buck converter. It is applied to offer the kernel power of APU. FAN53555 is high efficiency step-down switching regulator. It is applied to offer the DVDD power of GPU.

Memory (DRAM)

The MediaTek X20 Development Board provides 2GB LPDDR3-SDRAM which is a 2-channel and 32bit width bus implementation interfacing directly to the MT6797 build-in LPDDR controller. The maximum DDR clock is 933MHz. It is mounted over the MT6797 using pop technology.

Storage

The MediaTek X20 Development Board provides an 8GB EMMC which is compliant with EMMC 5.1.

Micro SDHC

The MediaTek X20 Development Board SD slot signals are routed directly to the MT6797 MSDC1 interface. It meets the SD3.0 standard.

Boot ROM

The MediaTek X20 Development Board boots up from the EMMC.

Networking

WiFi

- Dual-band (2.4/5GHz) single stream 802.11 a/b/g/n/ac RF, 20/40/80MHz bandwidth.
- Integrated 2.4GHz PA with max. 20dBm CCK output power, 5GHz PA OFDM 54Mbps output power 17dBm and VHT80 MCS9 output power 15dBm.
- Typical Rx sensitivity:-76.5dBm at both 11g 54Mbps mode and 11a 54Mbps mode,-62dBm at 11ac VHT80 MCS9 mode
- Integrated power detector to support per packet Tx power control

The MediaTek X20 Development Board also has a RF connector to connect the external antenna or other RF device. If you want to use this function, you should put the R5072 on with 0ohm resistor and remove the R5071 from the board.



Bluetooth

- Bluetooth specification V2.1+EDR, 3.0+HS and 4.1+HS compliant
- Integrated PA with 8dBm (class 1) transmit power
- Typical Rx sensitivity: GFSK -94dBm, DQPSK -93dBm, 8-DPSK -87.5dBm.

GPS

The GPS implementation is based on MTK connectivity chip MT6631 (U5003) supporting GPS, Galileo, Glonass and Beidou. It can receive GPS, Galileo, Beidou / Glonass simultaneously for more accurate positioning. But there is no GPS antenna on the board. You need to connect an external antenna to the RF connector CON5006.

HDMI

The 96Boards specification calls for an HDMI port to be present on the board. The MT6797 doesn't include a built-in HDMI interface. The MediaTek X20 Development Board deploys the built-in DPI interface as the source for the HDMI output. A peripheral Bridge IC (U6502, MT8193) performs this task and it supports a resolution from 480i to 1080p at 30Hz.

MIPI-DSI

The 96Boards specification calls for a MIPI-DSI implementation via the High Speed Expansion Connector.

The MediaTek X20 Development Board implements a 4-lane MIPI_DSI interface meeting this requirement. It can support up to FHD(1080p@60fps). The MediaTek X20 Development Board routes the MIPI_DSI interface signals to the DSI-0 interface of the MT6797.

Camera Interface


The 96Boards specification calls for two camera interfaces.

The MediaTek X20 Development Board supports two camera interfaces, one with a 4-lane MIPI_CSI interface and one with 2-lane MIPI_CSI interface, meeting this requirement. The 4-lane MIPI_CSI interface can support 25M camera and the 2-lane MIPI_CSI interface can support 8M camera.

USB Ports

The MediaTek X20 Development Board supports a USB device port and three USB host ports via a USB MUX(U6503). The input channel(D+/D-) of USB MUX is connected to the P0 port of the SOC MT6797, and the two output channels(1D+/1D-,2D+/2D-) are connected to micro USB port and USB hub respectively. The three USB host ports are connected to the downstream ports of the USB hub. The control of U6503 is done via a software controlled GPIO (USB_SW_SEL, EINT9 from the SOC MT6797). When this signal is logic low, '0', the USB data lines are routed to the Micro USB connector and the MT6797 P0 port is set to device mode. When 'USB_SW_SEL' is logic level high, '1', the USB data lines are routed to U6401 (a 3-port USB HUB) and the MT6797 P0 port is set to host mode. The user can overwrite the software control by sliding switch 3 of dip-switch SW3205 to the 'ON' position. That action forces the USB_MUX (U6503) to route the USB data lines to the USB HUB. The overwrite option exists for the host mode only, you cannot hardware overwrite the MUX to force device mode.





USB Host ports

The MediaTek X20 Development Board supports three USB host port via a USB2.0 hub (U6401 USB2513-AEZG). Its upstream signal is connected to USB_P0 interface of MT6797.

Port 1 of the USB HUB is routed to CON6401, a Type 'A' USB Host connector. A current limited controller (U6402) sets the Power Current limit to 1.18A.

Port 2 of the USB HUB is routed to CON6402, a Type 'A' USB Host connector. A current limited controller (U6403) sets the Power Current limit to 1.18A.

Port 3 of the USB HUB is routed to the High Speed Expansion connector. No current limited controller is implemented on the board for this channel.

USB Device ports

The MediaTek X20 Development Board implements a device port. The port is located at CON6403, a Micro USB type B. It is routed to USB_P0 interface of MT6797.

Note: the board can work in one mode at a time, Host mode or Device mode, not both.

Audio

The MediaTek X20 Development Board has four audio ports: BT, HDMI, PCM and analog port. The analog port which connected to MT6351 includes a stereo handset IO and two analog audio outputs.

DC Power

The MediaTek X20 Development Board can be powered by two ways:



- 8V to 18V supply from a dedicated DC jack(J901)
- 8V to 18V supply from the DC IN pins on the Low Speed Expansion Connector(CON7001)

Power Measurement

The MediaTek X20 Development Board has three current sense resistors R916\ R923\ R924.

Reference	Net	Description
R916	DC_IN	To measure the current of total base board power
R923	SYS_5V	To measure the current of SYS_5V power
R924	VBAT	To measure the current of VBAT power

External Fan Connection

The 96Boards specification calls for support for an external fan. That can be achieved by using the 5V or the SYS_DCIN (12V), both present on the Low Speed Expansion connector.

UART

The MediaTek X20 Development Board has two UART ports (UART1 / UART0), both present on the Low Speed Expansion connector. They are routed to the UART1 and UART0 interface of MT6797 separately.

Buttons

The MediaTek X20 Development Board presents four buttons. They are Power key, VOL up key, VOL down key and Reset key. The power ON/OFF and RESET signals are also routed to the Low Speed Expansion connector.

Power Button

The push-button SW3201 serves as the power-on/sleep button. Upon applying power to the board, press the power button for more than 3 seconds, the board will boot up. Once the board is running you can turn power-off by pressing the power button for more than 3 seconds. If the board is in a sleep mode, pressing the power bottom will wake up the board. Oppositely, if the board is in an active mode, pressing the power bottom will change the board into sleep mode.

Reset Button

The push-button SW3204 serves as the hardware reset button. press the button for more than 1 seconds,the system will be rebooted.

Volume up

The Volume UP button is used to control the output speaker volume of the MediaTek X20 Development Board.

Volume down

The Volume Down button is used to control the output speaker volume of the MediaTek X20 Development Board.

Dip-switch

There is a four-channel dip-switch(SW3205) on the board.



Channel 1:"AUTO BOOT", used to boot the board automatically. If set the switch on , the system will start automatically when the power supply is plugged into the power outlet.

Channel 2:NC.

Channel 3:"USB HOST SET", The user can overwrite the software control by sliding the switch to the 'ON' position. The overwrite option exists for the host mode only, you cannot hardware overwrite the MUX to force device mode.

Channel 4: NC

LED Indicators

The MediaTek X20 Development Board has six LEDs.

Two activity LEDs:

- WiFi activity LED The MediaTek X20 Development Board drives this Yellow LED via BPI BUS12, an IO from MT6797.
- BT activity LED The MediaTek X20 Development Board drives this Blue LED via BPI_BUS13, an IO from MT6797.

Four User LEDs:

The four user LEDs are surface mount Green in 0603 size located next to the micro USB connector. The MediaTek X20 Development Board drives the four LEDs from the MT6797 GPIO: BPI_BUS8, BPI_BUS9, BPI_BUS10 and BPI_BUS11.

Additional Functionality

The MediaTek X20 Development Board also has a additional interface (CON9001) for user debugging. It includes JTAG , UART0 and UART1 interface. The position is reserved, but the component is not mounted in the mass production. The component of CON9001 is AXT640124 produced by Panasonic. This interface should be used with the MTK debug board .



Expansion Connectors

Low Speed Expansion Connector

The following tables show the Low Speed Expansion Connector pin out:

PIN	96Boards Signals	MediaTek X20 Development Board Signals	Note
1	GND	GND	
3	UART0_CTS	UCTS0	
5	UART0_TxD	UTXD0	
7	UART0_RxD	URXD0	
9	UART0_RTS	URTS0	
11	UART1_TxD	UTXD1	
13	UART1_RxD	URXD1	
15	I2C0_SCL	SCL4	
17	I2C0_SDA	SDA4	
19	I2C1_SCL	SCL5	
21	I2C1_SDA	SDA5	
23	GPIO-A	EINT16	
25	GPIO-C	EINT4	
27	GPIO-E	EINT2	
29	GPIO-G	DSI_TE	
31	GPIO-I	CAM_RST0	
33	GPIO-K	CAM_RST1	
35	+1V8	VIO18_PMU	
37	+5V	SYS_5V	
39	GND	GND	
2	GND	GND	
4	PWR_BTN_N	PWRKEY	
6	RST_BTN_N	SYSRSTB	
8	SPI0_SCLK	SPIO_CK	
10	SPI0_DIN	SPI0_MI	
12	SPI0_CS	SPIO_CS	
14	SPI0_DOUT	SPI0_MO	
16	PCM_FS	PCM0_SYNC	
18	PCM_CLK	PCM0_CLK	
20	PCM_DO	PCM0_DO	
22	PCM_DI	PCM0_DI	
24	GPIO-B	EINT5	
26	GPIO-D	EINT3	
28	GPIO-F	EINT1	
30	GPIO-H	LCM_RST	
32	GPIO-J	CAM_PDN0	
34	GPIO-L	CAM_PDN1	



36	SYS_DCIN	DC_IN	
38	SYC_DCIN	DC_IN	
40	GND	GND	

UART {0/1}

The 96Boards specifications calls for a 4-wire UART implementation, UART0 and an optimal second 2-wire UART, UART1 on the Low Speed Expansion Connector.

The MediaTek X20 Development Board implements UART0 as a 4-wire UART that connects directly to the MT6797 SoC. These signals are driven at 1.8V.

The MediaTek X20 Development Board implements UART1 as a 2-wire UART that connects directly to the MT6797 SoC. These signals are driven at 1.8V.

I2C {0/1}

The 96Boards specification calls for two I2C interfaces to be implemented on the Low Speed Expansion Connector.

The MediaTek X20 Development Board implements both interfaces named I2C4 and I2C5. They connect directly to the MT6797 SoC. Each of the I2C lines is pulled up to VIO18 PMU via 4.7K resistor.

GPIO {A-L}

The 96Boards specification calls for 12 GPIO lines to be implemented on the Low Speed Expansion Connector. Some of these GPIOs may support alternate functions for DSI/CSI control

The 410c board implements this requirement. All GPIOs are routed to the MT6797 SoC.

GPIO A -Connects to EINT16 of MT6797 SoC, can serves as external interrupt supporting the 96Boards requirements to create a wake-up event for the SoC. It is a 1.8V signal.

GPIO B -Connects to EINT5 of MT6797 SoC, can serves as external interrupt supporting the 96Boards requirements to create a wake-up event for the SoC. It is a 1.8V signal.

GPIO C -Connects to EINT4 of MT6797 SoC, can serves as external interrupt supporting the 96Boards requirements to create a wake-up event for the SoC. It is a 1.8V signal.

GPIO D -Connects to EINT3 of MT6797 SoC, can serves as external interrupt supporting the 96Boards requirements to create a wake-up event for the SoC. It is a 1.8V signal.

GPIO E -Connects to EINT2 of MT6797 SoC, can serves as external interrupt supporting the 96Boards requirements to create a wake-up event for the SoC. It is a 1.8V signal.

GPIO F -Connects to EINT1 of MT6797 SoC, can serves as external interrupt supporting the 96Boards requirements to create a wake-up event for the SoC. It is a 1.8V signal.

GPIO G -Connects to DSI_TE of MT6797 SoC, can serves as DSI_TE or GPIO179. It is a 1.8V signal.

GPIO H -Connects to LCM_RST of MT6797 SoC, can serves as LCM_RST or GPIO180. It is a 1.8V signal.

GPIO I -Connects to CAM_RST0 of MT6797 SoC, can serves as CAM_RST0 or GPIO32. It is a 1.8V signal.

GPIO J -Connects to CAM_PDN0 of MT6797 SoC, can serves as CAM_PDN0 or GPIO28. It is a 1.8V signal.

GPIO K -Connects to CAM_RST1 of MT6797 SoC, can serves as CAM_RST1 or GPIO33. It is a 1.8V signal.

GPIO L -Connects to CAM_PDN1 of MT6797 SoC, can serves as CAM_PDN1 or GPIO29. It is a 1.8V signal.



SPI 0

The 96Boards specification calls for one SPI bus master to be provided on the Low Speed Expansion Connector.

The MediaTek X20 Development Board implements a full SPI master with 4 wires, CLK, CS, MOSI and MISO. The signals are connected directly to the MT6797 SoC and driven at 1.8V.

PCM/I2S

The 96Boards specification calls for one PCM/I2S bus to be provided on the Low Speed Expansion Connector. The CLK, FS and DO signals are required while the DI is optional.

The MediaTek X20 Development Board implements a PCM/I2S interface with 4 wires, CLK, FS, DO and DI. The signals are connected directly to the MT6797 SoC and driven at 1.8V.

Power and Reset

The 96Boards specification calls for a signal on the Low Speed Expansion Connector that can power on/off the board and a signal that serves as a board reset signal.

The MediaTek X20 Development Board routes the PWR_BTN_N (named PWRKEY on schematic) signal to the PWRKEY pin of the PMIC MT6351. This signal is driven by SW3201 as well, the on-board power on push-button switch. A mezzanine implementation of this signals should not drive it with any voltage, the only allowed operation is to force it to GND to start the board from a sleep mode.

The MediaTek X20 Development Board routes the RST_BTN_N (named SYSRSTB on schematic) signal to the SYSRSTB pin of the PMIC MT6351.

Power Supplies

The 96Boards specification calls for three power rails to be present on the Low Speed Expansion Connector:

- +1.8V Max of 100mA
- +5V Provide a minimum of 5W of power (1A).

SYS_DCIN 8-18V input with enough current to support all the board functions or the output DCIN from on-board DC Connector able to provide a minimum of 7W of power.

The MediaTek X20 Development Board supports these requirements as follows:

- +1.8V Driven by PMIC MT6351 up to 1000mA. It is the system IO power (VIO18_PMU), and it can supply power up to 200mA to the Low Speed Expansion Connector.
- +5V Driven by a 6A DC-DC buck converter (U901). It also provides the VBUS power to the two USB host connectors (CON6401, CON6402) and the HDMI 5V power to the HDMI connector (CON6501). The remaining capacity provides a max current of 2A to the Low Speed Expansion Connector, for a total of 10W which meets the 96Boards requirements.
- SYS DCIN Can serves as the board's main power source or can receive power from the board.

High Speed Expansion Connector

PIN	96Boards Signals	MediaTek X20 Development Board	Note
		Signals	
1	SD_DAT0/SPI1_DOU T	SPI1_MO	
3	SD_DAT1	NC	



SD_DAT3/SPI1_CS	Manuai		1	—
SD_SCLK/SPII_SCL SPII_CK K K K K K K K K K	5	SD_DAT2	NC	
K SD_CMD/SPI1_DIN SPI1_MI SD_CMD/SPI1_DIN SPI1_MI SD_CMD/SPI1_DIN SPI1_MI SD_CMD/SPI1_DIN SPI1_MI SD_CMD/SPI1_DIN SPI1_MI SD_CMCLKO SD_CMCLK CAM_CLKO CLK1/CSI1_MCLK CAM_CLKI SD_CMCLK CAM_CLKI SD_CMCLK S			_	
13	9		SPI1_CK	
15	11	SD_CMD/SPI1_DIN	SPI1_MI	
17	13	GND	GND	
19	15	CLK0/CSI0_MCLK	CAM_CLK0	
DSI_CLK+ TCP	17	CLK1/CSI1_MCLK	CAM_CLK1	
DSI_CLK-	19	GND	GND	
25 GND GND 27 DSI_D0+ TDP0 29 DSI_D0- TDN0 31 GND GND 33 DSI_D1+ TDP1 35 DSI_D1- TDN1 37 GND GND 39 DSI_D2+ TDP2 41 DSI_D2- TDN2 43 GND GND 45 DSI_D3- TDN3 49 GND GND 51 USB_D4- USB_DP_P1_EXP 53 USB_D+ USB_DM_P1_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 <tr< td=""><td>21</td><td>DSI_CLK+</td><td>TCP</td><td></td></tr<>	21	DSI_CLK+	TCP	
27 DSI_D0+ TDP0 29 DSI_D0- TDN0 31 GND GND 33 DSI_D1+ TDP1 35 DSI_D1- TDN1 37 GND GND 39 DSI_D2+ TDP2 41 DSI_D2- TDN2 43 GND GND 45 DSI_D3+ TDP3 47 DSI_D3- TDN3 49 GND GND 51 USB_D+ USB_DP_PI_EXP 53 USB_D- USB_DM_PI_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSIO_C+ RCP 4 CSIO_C- RCN 6 GND GND 8 CSIO_D0- RDN0 12 GND GND 14 CSIO_D1+ RDP1 16 CCSIO_D2+ RDP2	23	DSI_CLK-	TCN	
DSI_DO-	25	GND	GND	
31	27	DSI_D0+	TDP0	
33 DSI_D1+ TDP1	29	DSI_D0-	TDN0	
35	31	GND	GND	
37 GND GND 39 DSI_D2+ TDP2 41 DSI_D2- TDN2 43 GND GND 45 DSI_D3+ TDP3 47 DSI_D3- TDN3 49 GND GND 51 USB_D+ USB_DP_P1_EXP 53 USB_D- USB_DM_P1_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D3+ RDN2 24 GND GND	33	DSI_D1+	TDP1	
39	35	DSI_D1-	TDN1	
41 DSI_D2- TDN2 43 GND GND 45 DSI_D3+ TDP3 47 DSI_D3- TDN3 49 GND GND 51 USB_D+ USB_DP_PI_EXP 53 USB_D- USB_DM_PI_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D3+ RDN2 24 GND GND 26 CSI0_D3- RDN3	37	GND	GND	
43 GND GND 45 DSI_D3+ TDP3 47 DSI_D3- TDN3 49 GND GND 51 USB_D+ USB_DP_PI_EXP 53 USB_D- USB_DM_PI_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	39	DSI_D2+	TDP2	
45 DSI_D3+ TDP3 47 DSI_D3- TDN3 49 GND GND 51 USB_D+ USB_DP_PI_EXP 53 USB_D- USB_DM_PI_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	41	DSI_D2-	TDN2	
47 DSI_D3- TDN3 49 GND GND 51 USB_D+ USB_DP_PI_EXP 53 USB_D- USB_DM_PI_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDN0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	43	GND	GND	
49 GND GND 51 USB_D+ USB_DP_P1_EXP 53 USB_D USB_DM_P1_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	45	DSI_D3+	TDP3	
51 USB_D+ USB_DP_PI_EXP 53 USB_D- USB_DM_PI_EXP 55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	47	DSI_D3-	TDN3	
S3	49	GND	GND	
55 GND GND 57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	51	USB_D+	USB_DP_P1_EXP	
57 HSIC_STR NC 59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	53	USB_D-	USB_DM_P1_EXP	
59 HSIC_DATA NC 2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	55	GND		
2 CSI0_C+ RCP 4 CSI0_C- RCN 6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	57	HSIC_STR	NC	
4 CSIO_C- RCN 6 GND GND 8 CSIO_D0+ RDP0 10 CSIO_D0- RDN0 12 GND GND 14 CSIO_D1+ RDP1 16 CCSIO_D1- RDN1 18 GND GND 20 CSIO_D2+ RDP2 22 CSIO_D2- RDN2 24 GND GND 26 CSIO_D3+ RDP3 28 CSIO_D3- RDN3		HSIC_DATA	NC	
6 GND GND 8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	2	CSI0_C+	RCP	
8 CSI0_D0+ RDP0 10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	4	CSI0_C-	RCN	
10 CSI0_D0- RDN0 12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	6	GND	GND	
12 GND GND 14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	8	CSI0_D0+	RDP0	
14 CSI0_D1+ RDP1 16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	10	CSI0_D0-	RDN0	
16 CCSI0_D1- RDN1 18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	12	GND	GND	
18 GND GND 20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	14	CSI0_D1+	RDP1	
20 CSI0_D2+ RDP2 22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	16	CCSI0_D1-	RDN1	
22 CSI0_D2- RDN2 24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	18	GND	GND	
24 GND GND 26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	20	CSI0_D2+	RDP2	
26 CSI0_D3+ RDP3 28 CSI0_D3- RDN3	22	CSI0_D2-	RDN2	
28 CSI0_D3- RDN3	24	GND	GND	
_	26	CSI0_D3+	RDP3	
30 GND GND	28	CSI0_D3-	RDN3	
30 0.10 0.10	30	GND	GND	



32	I2C2_SCL	SCL2	
34	I2C2_SCL	SDA2	
36	I2C3_SDA	SCL3	
38	I2C3_SDA	SDA3	
40	GND	GND	
42	CSI1_D0+	RDP0_A	
44	CSI1_D0-	RDN0_A	
46	GND	GND	
48	CSI1_D1+	RDP1_A	
50	CSI1_D1-	RDN1_A	
52	GND	GND	
54	CSI1_C+	RCP_A	
56	CSI1_C-	RCN_A	
58	GND	GND	
60	RESERVED	Pull-up to VIO18_PMU via 100K	
		resistor	

MIPI DSI 0

The 96Boards specification calls for a MIPI-DSI to be present on the High Speed Expansion Connector. A minimum of one lane is required and up to four lanes can be accommodated on the connector. The MediaTek X20 Development Board implementation supports a full four lane (1.2Gbps/lane) MIPI-DSI interface that is routed to the High Speed Expansion Connector. The MIPI-DSI signals are directly connected to DSI-0 of MT6797.

MIPI CSI {0/1}

The 96Boards specification calls for two MIPI-CSI interfaces to be present on the High Speed Expansion Connector. Both interfaces are optional. CSI0 interface can be up to four lanes while CSI1 is up to two lanes

The MediaTek X20 Development Board implementation supports a full four lane MIPI-CSI interface on CSI0 and two lanes of MIPI-CSI on CSI1. All MIPI-CSI signals are routed directly to/from the MT6797SoC. CSI0 can support up to 25M@30fps and CSI1 can support up to 8M@30fps. The max data rate of each lane is 2.5Gbps.

I2C {2/3}

The 96Boards specification calls for two I2C interfaces to be present on the High Speed Expansion Connector. Both interfaces are optional unless a MIPI-CSI interface has been implemented. Then an I2C interface shall be implemented.

The MediaTek X20 Development Board implementation supports two MIPI-CSI interfaces and therefore must support two I2C interfaces. For MIPI-CSI0 the companion I2C2 is routed directly from the MT6797SoC. For MIPI-CSI1, the companion I2C is I2C3. Each of the I2C lines is pulled up to VIO18_PMU via 4.7K resistor.

SD/SPI

The 96Boards specification calls for an SD interface or a SPI port to be part of the High Speed Expansion Connector.

The MediaTek X20 Development Board implements a full SPI master with 4 wires (96Boards SPI Configuration), CLK, CS, MOSI and MISO. All the signals are connected directly to the MT6797 SoC.



These signals are driven at 1.8V.

Clocks

The 96Boards specification calls for one or two programmable clock interfaces to be provided on the High Speed Expansion Connector. These clocks may have a secondary function of being CSI0_MCLK and CSI1_MCLK. If these clocks can't be supported by the SoC than an alternative GPIO or No-Connect is allowed by the specifications.

The MediaTek X20 Development Board implements two CSI clocks which are connected directly to the MT6797 SoC. These signals are driven at 1.8V.

USB

The 96Boards specification calls for a USB Data line interface to be present on the High Speed Expansion Connector.

The MediaTek X20 Development Board implements this requirement by routing USB channel 3 from the USB HUB to the High Speed Expansion Connector.

HSIC

The 96Boards specification calls for an optional MIPI-HSIC interface to be present on the High Speed Expansion Connector.

The MediaTek X20 Development Board implementation doesn't support this optional requirement.

Reserved

The pin 60 of the High Speed Expansion Connector is pulled up to VIO18 PMU via 100K resistor.

Analog Expansion Connector


PIN	MediaTek X20 Development	Note
	Board Signals	
1	AU_LOLP	Positive output of line-out buffer from
		MT6351
2	AU LOLN	Negative output of line-out buffer from
		MT6351
3	MICBIAS0	Microphone bias 0 from MT6351
4	GND	Ground
5	AUDREFN	Audio reference ground
6	MICBIAS1	Microphone bias 1 from MT6351
7	AU_VIN0_P	Microphone channel 0 positive input
8	AU_HPR	Earphone right channel output
9	AU_VIN0_N	Microphone channel 0 negative input
10	AU_HPL	Earphone left channel output
11	GND	Ground
12	ACCDET1	Accessory detection 1 input
13	FM_ANT	FM antenna positive input
14	AU_HSP	Headset positive output
15	FM_RX_N_6631	FM antenna negative output



16	AU_HSN	Headset negative output
----	--------	-------------------------

Power Management Overview

Block Diagram




DC Power Input

- An 8V to 18V power from a dedicated DC jack J901.
- An 8V to 18V power from the SYS_DCIN pins on the Low Speed Expansion Connector CON7001.


Note: Please refer to the mechanical size of the DC plug below. The inside diameter of the plug is 1.7mm, the outer diameter of the plug is 4.75mm. The positive electrode of the DC plug is in the inside, and the negative pole is outside.





Power Source Selection and Sequencing

The user of the MediaTek X20 Development Board should never apply power to the board from J901 and the Low Speed Expansion connector at the same time. There is no active or passive mechanism on the MediaTek X20 Development Board to prioritize one source over the other.





Voltage Rails

Circuit Type	Net Name	Default ON Voltage(V)	Iout Max (mA)	Expected use
BUCK	SYS_5V	5	6000	system 5V
	VBAT	4.2	6000	system power
	DVDD_PROC1	0.6~1.3	10000	Core power for Processor of MT6797
	DVDD_PROC2	0.6~1.3	10000	
	DVDD_GPU	0.6~1.3	5000	Core power for GPU of MT6797
	DVDD_MODEM	0.9	1200	BB1&AP MCU of MT6797
	VDRAM_PMU	1	3000	DRAM of MT6797
	DVDD_CORE	1	3000	core AP Core of MT6797
	DVDD_MD1	0.9	1200	BB2(LTE) of MT6797
	DVDD_SRAM_MD	1	1200	MD Memory of MT6797
	VS1_PMU	2	2000	Low Dropout LDO input
	VS2_PMU	1.4	2000	Low Dropout LDO input
LDO	VTCXO28_PMU	2.8	40	DAC of MT6797
	VTCXO24_PMU	2.375	40	NOT USE
	VSIM1_PMU	3	100	AVDD_USB_P1 of MT6797
	VSIM2_PMU	3	100	DVDD28_SIM2 of MT6797
	VCN18_PMU	1.8	200	connectivity
	VCN28_PMU	2.8	40	connectivity
	VCN33_PMU	3.3	500	connectivity
	VDRAM_LDO_PM U	1.21	1200	NOT USE
	VMIPI_PMU	1.8	200	MT8193
	VUSB33_PMU	3.07	100	USB power
	VUSB10_PMU	0.9	300	AP Analog module
	VIO28_PMU	2.8	200	TCXO
	VIO18_PMU	1.8	1000	1.8V IO
	VBIF28_PMU	2.8	20	NOT USE
	VEFUSE_PMU	1.8	200	AP EFUSE
	VMC_PMU	3	200	DVDD of memory card
	VMCH_PMU	3	200	SD card
	VEMC_3V3_PMU	3	800	EMMC
	VLDO28_PMU	2.8	800	MT8193



	VIBR_PMU	3	200	MT8193
	VGP3_PMU	1~1.8	300	NOT USE
	VDCXO_PMU	2.2	40	NOT USE
	VA18	1.8	300	Audio/ABB
	VSRAM_PROC_PM U	0.6~1.2	250	CPU1 SRAM power of MT6797
	VRF12_PMU	1.2	145	MT8193
	VRTC	2.8	2	RTC
	3V3_LDO	3.3	1000	HDMI
Other	HDMI_5V	5	700	HDMI output voltage
	VBUS_HOST1	5	1200	USB host1 output voltage(CON6401)
	VBUS_HOST2	5	1200	USB host2 output voltage(CON6402)
	VIO18_PMU	1.8	200	1.8V on LS connector
	SYS_5V	5	2000	5V on LS connector
	DC_IN	8-18	1000	8-18V DCIN on LS connector as output
	DC_IN	8-18	3000	8-18V DCIN on LS connector as input



Mechanical specification

2D Reference Drawing

